# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

#### Dual N-channel enhancement mode TrenchMOS<sup>™</sup> transistor

#### PHN210

#### **FEATURES**

- Dual device
- · Low threshold voltage
- Fast switching
- Logic level compatible
- Surface mount package

#### SYMBOL

PINNING

PIN

1

2

3

4

5,6

7,8



source 1

source 2

gate 1

gate 2

drain 2

drain 1

DESCRIPTION

#### QUICK REFERENCE DATA



#### SOT96-1

pin 1 index

#### **GENERAL DESCRIPTION**

Dual N-channel enhancement mode field-effect transistor in a plastic envelope using '**trench**' technology.

#### **Applications:-**

- Motor and relay drivers
- d.c. to d.c. converters
- Logic level translator

The PHN210 is supplied in the SOT96-1 (SO8) surface mounting package.

#### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	Repetitive peak drain-source voltage	$T_j = 25$ °C to $150$ °C	-	30	V
V <sub>DS</sub>	Continuous drain-source voltage		-	30	V
V <sub>DGR</sub>	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	30	V
V <sub>GS</sub>	Gate-source voltage		-	± 20	V
I <sub>D</sub>	Drain current per MOSFET <sup>1</sup>	$T_a = 25 \degree C$		3.4	A
2		$T_a = 70 \degree C$	-	2.8	A
I <sub>D</sub>	Drain current per MOSFET (both	$T_a = 25 \degree C$	-	2.4	A
	MOSFETs conducting) <sup>1</sup>	$T_a = 70 \degree C$	-	1.9	A
I <sub>DM</sub>	Drain current per MOSFET (pulse peak value)	T <sub>a</sub> = 25 °C	-	14	A
P <sub>tot</sub>	Total power dissipation (either or	$T_a = 25 \degree C$ $T_a = 70 \degree C$		2	W
	both MOSFETs conducting) <sup>1</sup>	$T_a = 70 \degree C$	-	1.3	W
T <sub>stg</sub> , T <sub>j</sub>	Storage & operating temperature	-	- 65	150	°C

**<sup>1</sup>** Surface mounted on FR4 board,  $t \le 10$  sec

Dual N-channel enhancement mode TrenchMOS<sup>™</sup> transistor

#### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{thj-a}$	Thermal resistance junction to ambient	Surface mounted, FR4 board, t $\leq$ 10 sec	-	62.5	K/W
R <sub>th j-a</sub>		Surface mounted, FR4 board	150	-	K/W

#### AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
1.0		Unclamped inductive load, $I_{AS} = 3.4 \text{ A}$ ; $t_p = 0.2 \text{ ms}$ ; $T_j$ prior to avalanche = 25°C; $V_{DD} \le 15 \text{ V}$ ; $R_{GS} = 50 \Omega$ ; $V_{GS} = 10 \text{ V}$	-	13	mJ
	Non-repetitive avalanche current (per MOSFET)		-	3.4	A

#### **ELECTRICAL CHARACTERISTICS**

 $T_i$ = 25°C, per MOSFET unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 10  \mu\text{A};$	30 27	-	-	V V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$ $T_j = -55^{\circ}C$ $T_j = 150^{\circ}C$ $T_j = -55^{\circ}C$	1 0.4	2	2.8	V V V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10 \text{ V}; \text{ I}_{D} = 2.2 \text{ A}$ $V_{GS} = 4.5 \text{ V}; \text{ I}_{D} = 1 \text{ A}$ $V_{GS} = 10 \text{ V}; \text{ I}_{D} = 2.2 \text{ A}; \text{ T}_{i} = 150^{\circ}\text{C}$	-	80 120	3.2 100 200 170	ν mΩ mΩ mΩ
$\begin{array}{l} g_{fs} \\ I_{D(ON)} \end{array}$	Forward transconductance On-state drain current	$V_{GS} = 10 \text{ V}; \text{ I}_D = 2.2 \text{ A}; \text{ I}_J = 100 \text{ C}$ $V_{DS} = 20 \text{ V}; \text{ I}_D = 2.2 \text{ A}$ $V_{GS} = 10 \text{ V}; \text{ V}_{DS} = 1 \text{ V};$ $V_{GS} = 4.5 \text{ V}; \text{ V}_{DS} = 5 \text{ V}$	2 3.5 2	4.5 - -		S A A
I <sub>DSS</sub> I <sub>GSS</sub>	Zero gate voltage drain current Gate source leakage current	$V_{DS} = 24 V; V_{GS} = 0 V;$ $V_{DS} = 24 V; V_{GS} = 0 V; T_j = 150^{\circ}C$ $V_{GS} = \pm 20 V; V_{DS} = 0 V$	- - -	10 0.6 10	100 10 100	nΑ μΑ nA
$\begin{array}{c} Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \end{array}$	Total gate charge Gate-source charge Gate-drain (Miller) charge	$I_{D} = 2.3 \text{ A}; V_{DD} = 15 \text{ V}; V_{GS} = 10 \text{ V}$	- - -	6 0.7 0.7	- - -	nC nC nC
t <sub>d on</sub> t <sub>r</sub> t <sub>d off</sub> t <sub>f</sub>	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time		- - -	6 8 21 15	- - -	ns ns ns ns
L <sub>d</sub> L <sub>s</sub>	Internal drain inductance Internal source inductance	Measured from drain lead to centre of die Measured from source lead to source bond pad	-	2.5 5	-	nH nH
$\begin{array}{c} C_{\mathrm{iss}} \\ C_{\mathrm{oss}} \\ C_{\mathrm{rss}} \end{array}$	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 20 \text{ V}; \text{ f} = 1 \text{ MHz}$	- - -	250 88 54	- -	pF pF pF

#### Dual N-channel enhancement mode TrenchMOS<sup>™</sup> transistor

#### **REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS**

 $T_i = 25^{\circ}C$ , per MOSFET unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
0	Continuous source diode current (per MOSFET)	$T_a = 25 \degree C$	-	-	2.2	A
	Pulsed source diode current (per MOSFET)		-	-	14	A
$V_{SD}$	Diode forward voltage	$I_{F} = 1.25 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.82	1.2	V
	Reverse recovery time Reverse recovery charge	$    I_{F} = 1.25 \text{ A}; -dI_{F}/dt = 100 \text{ A}/\mu\text{s}; \\ V_{GS} = 0 \text{ V};  V_{R} = 25 \text{ V} $	-	69 55	-	ns nC









## Dual N-channel enhancement mode TrenchMOS<sup>™</sup> transistor



# Dual N-channel enhancement mode TrenchMOS<sup>™</sup> transistor



**Product specification** 

## Dual N-channel enhancement mode TrenchMOS<sup>™</sup> transistor

#### **MECHANICAL DATA**



#### Notes

- 1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- 2. Refer to Integrated Circuit Packages, Data Handbook IC26.
- 3. Epoxy meets UL94 V0 at 1/8".

## Dual N-channel enhancement mode TrenchMOS<sup>™</sup> transistor

#### DEFINITIONS

DATA SHEET STATUS				
DATA SHEET STATUS2PRODUCT STATUS3DEFINITIONS		DEFINITIONS		
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice		
Preliminary data	v data Qualification This data sheet contains data from the preliminary specification   Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification   notice, in order to improve the design and supply the best poss product			
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A		
Limiting values		÷		
or more of the limiti operation of the dev	ng values may cause	with the Absolute Maximum Rating System (IEC 134). Stress above one e permanent damage to the device. These are stress ratings only and y other conditions above those given in the Characteristics sections of re to limiting values for extended periods may affect device reliability.		
Application inform	nation			
Where application information is given, it is advisory and does not form part of the specification.				
© Philips Electronics N.V. 2002				
All rights are reserv copyright owner.	red. Reproduction in	whole or in part is prohibited without the prior written consent of the		
accurate and reliab	le and may be chang	nent does not form part of any quotation or contract, it is believed to be led without notice. No liability will be accepted by the publisher for any reof does not convey nor imply any license under patent or other		

# industrial or intellectual property rights.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

<sup>2</sup> Please consult the most recently issued datasheet before initiating or completing a design.

**<sup>3</sup>** The product status of the device(s) described in this datasheet may have changed since this datasheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.