

# **FDW2521C**

# **Complementary PowerTrench® MOSFET**

### **General Description**

This complementary MOSFET device is produced using Fairchild's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

### **Applications**

- DC/DC conversion
- · Power management
- Load switch

#### **Features**


Q1: N-Channel


5.5 A, 20 V.  $R_{DS(ON)} = 21 \ m\Omega \ @ \ V_{GS} = 4.5 \ V$   $R_{DS(ON)} = 35 \ m\Omega \ @ \ V_{GS} = 2.5 \ V$ 

Q2: P-Channel

-3.8 A, 20 V.  $R_{DS(ON)} = 43~m\Omega~@~V_{GS} = -4.5~V$   $R_{DS(ON)} = 70~m\Omega~@~V_{GS} = -2.5~V$ 

- High performance trench technology for extremely low R<sub>DS(ON)</sub>
- Low profile TSSOP-8 package





# **Absolute Maximum Ratings** $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
V <sub>DSS</sub>	Drain-Source Voltage	20	-20	V
V <sub>GSS</sub>	Gate-Source Voltage	±12	±12	V
I <sub>D</sub>	Drain Current - Continuous (Note 1a	5.5	-3.8	А
	- Pulsed	30	-30	
P <sub>D</sub>	Power Dissipation (Note 1	i)	1.0	W
	(Note 1	(b)	0.6	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	e -55 t	o +150	°C

### **Thermal Characteristics**

R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1a)	125	°C/W
		(Note 1b)	208	

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
2521C	FDW2521C	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Char	acteristics						
3V <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ $V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	Q1 Q2	20 –20			V
BVDSS	Breakdown Voltage	$I_D = 250 \mu\text{A}$ , Referenced to 25°C	Q1	-20	14		mV/°C
$\Delta T_{\rm J}$	Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to 25 °C $I_D = -250 \mu\text{A}$ , Referenced to 25 °C	Q2		-16		liiv/ C
oss	Zero Gate Voltage Drain	V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 0 V	Q1			1	μА
	Current	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	Q2			-1	,
SSS	Gate-Body Leakage	$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$	Q1 Q2			<u>+</u> 100 +100	nA
On Char		$V_{GS} = \underline{+} 12 V, V_{DS} = 0 V$	QZ		1	<u>+</u> 100	1
	acteristics (Note 2)	IV V I 250	01	0.6	0.0	1.5	V
/ <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$ $V_{DS} = V_{GS}, I_{D} = -250 \mu A$	Q1 Q2	-0.6	0.8 -1.0	-1.5	V
V <sub>GS(th)</sub>	Gate Threshold Voltage	$I_D = 250 \mu A$ , Referenced to 25°C	Q1	0.0	-3.2	1.0	mV/°C
$\Delta T_{\rm J}$	Temperature Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to 25°C	Q2		3.0		,
R <sub>DS(on)</sub>	Static Drain-Source	$V_{GS} = 4.5 \text{ V}, I_D = 5.5 \text{ A}$	Q1		17	21	mΩ
	On-Resistance	$V_{GS} = 2.5 \text{ V}, I_D = 4.2 \text{ A}$			24	35	
		$V_{GS} = 4.5 \text{ V}, I_D = 5.5 \text{ A}, T_J = 125^{\circ}\text{C}$	00		23	34	
		$V_{GS} = -4.5 \text{ V}, I_D = -3.8 \text{ A}$ $V_{GS} = -2.5 \text{ V}, I_D = -3.0 \text{ A}$	Q2		36 56	43 70	
		$V_{GS} = -2.5 \text{ V}, I_D = -3.6 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -3.8 \text{ A}, T_J = 125^{\circ}\text{C}$			49	69	
D(on)	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$	Q1	30			Α
	<u> </u>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$ $V_{DS} = 5 \text{ V}, I_{D} = 5.5 \text{ A}$	Q2	-15			
lfs	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_D = 5.5 \text{ A}$ $V_{DS} = -5 \text{ V}, I_D = -3.5 \text{ A}$	Q1 Q2		26 13.2		S
Dynamic	Characteristics	, 50 - , 5		ı			
Dynamio C <sub>iss</sub>	Input Capacitance	Q1:	Q1		1082		pF
		$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$	Q2		1030		
oss	Output Capacitance	f = 1.0 MHz	Q1		277		pF
	Reverse Transfer	Q2: $V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$	Q2		280		, r
O <sub>rss</sub>	Capacitance	f = 1.0 MHz	Q1 Q2		130 120		pF
Switching	g Characteristics			ı			
d(on)	Turn-On Delay Time	Q1:	Q1		8	20	ns
-()	Í	$V_{DD} = 10 \text{ V}, I_D = 1 \text{ A},$	Q2		11	20	
г	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$	Q1		8	27	ns
	Turn-Off Delay Time	Q2: $V_{DD} = -5 \text{ V, } I_D = -1 \text{ A,}$	Q2 Q1		18 24	32 38	ns
d(off)	Turn-On Belay Time	$V_{GS} = -4.5V$ , $R_{GEN} = 6 \Omega$	Q2		34	55	113
f	Turn-Off Fall Time		Q1		8	16	ns
	Tatal Cata Obana	04:	Q2		34	55	0
$\mathcal{Q}^{a}$	Total Gate Charge	Q1: $V_{DS} = 10 \text{ V}, I_{D} = 5.5 \text{ A}, V_{GS} = 4.5 \text{ V}$	Q1 Q2		12 9.7	17 16	nC
$Q_{gs}$	Gate-Source Charge		Q1		2	10	nC
		Q2:	Q2		2.2		
$Q_{gd}$	Gate-Drain Charge	$V_{DS} = -5 \text{ V}, I_{D} = -3.8 \text{ A}, V_{GS} = -4.5 \text{ V}$	Q1	Ţ	3		nC
			Q2		2.4		

## **Electrical Characteristics** (continued)

T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Drain-Sou	ırce Diode Characteristi	cs and Maximum Ratings					
Is	Maximum Continuous Drain-Source Diode Forward Current		Q1 Q2			0.83 -0.83	Α
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 0.83 \text{ A}$ (Note 2) $V_{GS} = 0 \text{ V}, I_S = -0.83 \text{ A}$ (Note 2)	Q1 Q2		0.7 -0.7	1.2 –1.2	V

#### Notes:

- R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.
  - a)  $\rm\,R_{\rm \theta JA}$  is 125°C/W (steady state) when mounted on a 1 inch² copper pad on FR-4.
  - b)  $R_{\theta,JA}$  is 208°C/W (steady state) when mounted on a minimum copper pad on FR-4.
- 2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.




Figure 7. Gate Charge Characteristics.

LIMIT

SINGLE PULSE R<sub>θJA</sub> = 250°C/W T<sub>A</sub> = 25°C

ID, DRAIN CURRENT (A)

0.01




Figure 9. Maximum Safe Operating Area.

V<sub>DS</sub>, DRAIN-SOURCE VOLTAGE (V)




Figure 8. Capacitance Characteristics.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation with Temperature.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.




Figure 15. Transfer Characteristics.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.






Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.






Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™

CTL™ Current Transfer Logic™

EcoSPARK<sup>®</sup>
EfficentMax™
EZSWITCH™ \*

Fairchild®

Fairchild Semiconductor®

FACT Quiet Series™ FACT® FAST® FastvCore™ FlashWriter® \* FPS™ F-PFS™ FRFET®

Global Power Resource<sup>SM</sup>

Green FPS™ Green FPS™ e-Series™ GTO™

IntelliMAX™ ISOPLANAR™

MegaBuck™ MICROCOUPLER™ MicroFFT™

MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP SPM™
Power-SPM™
PowerTrench®
Programmable A

Programmable Active Droop™

QFET<sup>®</sup> QS™ Quiet Series™

RapidConfigure™ Saving our world, 1mW at a time™

SmartMax™ SMART START™

SPM®
STEALTH™
SuperFET™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SuperMOS™

SyncFET™

SYSTEM ®

GENERAL

The Power Franchise®

franchise
franchise
TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyPWM™
TinyWire™

SerDes<sup>™</sup> UHC<sup>®</sup> Ultra FRFET™

Ultra FRFET™ UniFET™ VCX™ VisualMax™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are
  intended for surgical implant into the body or (b) support or sustain life,
  and (c) whose failure to perform when properly used in accordance with
  instructions for use provided in the labeling, can be reasonably
  expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Farichild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Farichild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

## PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed Full Production		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		