

# CPC3730C N-Channel Depletion-Mode Vertical DMOS FETs

BV <sub>DSX</sub> / BV <sub>DGX</sub>	R <sub>DS(ON)</sub> (max)	I <sub>DSS</sub> (min)	Package
350V	30Ω	140mA	SOT-89

#### **Features**

- Depletion mode device offers low R<sub>DS(ON)</sub> at cold temperatures
- Low on resistance 30 ohms max. at 25°C
- · High input impedance
- High breakdown voltage 350V
- Low V<sub>GS(off)</sub> voltage -1.6 to -3.9V
- Small package size SOT-89

#### **Applications**

- Ignition modules
- Normally-on switches
- Solid state relays
- Converters
- Telecommunications
- Power supply

## **Package Pinout**





#### Description

The CPC3730C is an N-channel depletion mode field effect transistor (FET) that utilizes Clare's proprietary third generation vertical DMOS process. Third generation process realizes world class, high voltage MOSFET performance in an economical silicon gate process. Our vertical DMOS process yields a robust device for high power applications with high input impedance. The CPC3730C is a highly reliable FET device that has been used extensively in Clare's solid state relays for industrial and telecommunications applications.

This device excels in power applications requiring low drain-source resistance, particularly in cold environments such as automotive ignition modules. The CPC3730C offers a low 30 ohm maximum on-state resistance at 25°C.

The CPC3730C has a minimum breakdown voltage of 350V and is available in an SOT-89 package. As with all MOS devices, the FET structure prevents thermal runaway and thermal-induced secondary breakdown.

#### **Ordering Information**

Part #	Description
CPC3730C	SOT-89 (100/Tube)
CPC3730CTR	SOT-89 (2000/Reel)

#### **Switching Waveform**



#### **Test Circuit**





## Absolute Maximum Ratings (@ 25°C)

Parameter	Ratings	Units
Drain-to-Source Voltage	350	V
Gate-to-Source Voltage	±20	V
Total Package Dissipation	1.6 <sup>1</sup>	W
Operational Temperature	-55 to +125	°C
Storage Temperature	-55 to +125	0°

Absolute Maximum Ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.

1 Mounted on FR4 board 1"x1"x0.062"

## **Electrical Characteristics**

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Drain-to-Source Breakdown Voltage	BV <sub>DSX</sub>	V <sub>GS</sub> = -5V, Ι <sub>D</sub> =100μΑ	350	-	-	V
Gate-to-Source Off Voltage	V <sub>GS(off)</sub>	I <sub>DS</sub> = 15V, I <sub>D</sub> =1mA	-1.6	-	-3.9	V
Change in V <sub>GS(off)</sub> with Temperatures	dV <sub>GS(off)</sub> /dT	V <sub>DS</sub> = 15V, I <sub>D</sub> =1mA	-	-	4.5	mV/°C
Gate Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	100	nA
Drain-to-Source Leakage Current	1	V <sub>GS</sub> = -5V, V <sub>DS</sub> =Max Rating	-	-	1	μA
	D(off)	$V_{GS}$ = -5V, $V_{DS}$ =0.8 Max Rating $T_A$ =125°C	-	-	1	mA
Saturated Drain-to-Source Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> =15V	140mA	-	-	mA
Static Drain-to-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> =140mA	-	-	30	Ω
Change in R <sub>DS(on)</sub> with Temperatures	dR <sub>DS(on)</sub> /dT	V <sub>GS</sub> = 0V, I <sub>D</sub> =140mA	-	-	1.1	%/°C
Forward Transconductance	G <sub>FS</sub>	I <sub>D</sub> = 100mA, V <sub>DS</sub> = 10V	150	-	-	mΩ
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = -5V		100	200	
Common Source Output Capacitance	C <sub>OSS</sub>	$V_{DS} = 25V$	-	20	100	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>	f=1Mhz		5	80	
Turn-ON Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 25V		20		
Rise Time	t,	I <sub>n</sub> = 150mA		10		no
Turn-OFF Delay Time	t <sub>d(off)</sub>	$V_{GS} = 0V \text{ to } -10V$	-	20	_	ns
Fall time	t <sub>f</sub>	$R_{GEN} = 50\Omega$		50		
Source-Drain Diode Voltage Drop	V <sub>SD</sub>	V <sub>GS</sub> = -5V, I <sub>SD</sub> = 150mA	-	0.6	1.8	V

## **Thermal Characteristics**

Package	I <sub>D</sub> (continuous)	I <sub>D</sub> (pulsed)	Power Dissipation @TA=25°C	θ <sub>jc</sub> °C/W	I <sub>DR</sub>	I <sub>DRM</sub>
SOT-89	140mA	600mA	1.6W <sup>1</sup>	15	140mA	600mA

1 Mounted on FR4 board 1"x1"x0.062"



### **PERFORMANCE DATA\***











20

 $V_{_{DS}}(V)$ 

10

30

40





# \*The Performance data shown in the graphs above is typical of device performance. For guaranteed parameters not indicated in the written specifications, please contact our application department.

C (pf)

20 V<sub>RSS</sub> 0 0



#### **Manufacturing Information**

#### Soldering

Recommended soldering processes are limited to 220°C component body temperature for 10 seconds.

#### Washing

Clare does not recommend ultrasonic cleaning or the use of chlorinated solvents.



#### **Tape and Reel Information**



Dimensions: mm (inches)

#### For additional information please visit our website at: www.clare.com

Clare, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses nor indemnity are expressed or implied. Except as set forth in Clare's Standard Terms and Conditions of Sale, Clare, Inc. assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

The products described in this document are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of Clare's product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. Clare, Inc. reserves the right to discontinue or make changes to its products at any time without notice.

Specification: DS-CPC3730C-R00B.2 ©Copyright 2005, Clare, Inc. All rights reserved. Printed in USA. 6/8/05