

# SSM1N45B

#### 450V N-Channel MOSFET

#### **General Description**


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for electronic ballasts based on half bridge configuration.

#### **Features**

- 0.5A, 450V,  $R_{DS(on)}$  = 4.25 $\Omega$  @V<sub>GS</sub> = 10 V Low gate charge ( typical 6.5 nC)
- Low Crss (typical 6.5 pF)
- 100% avalanche tested
- · Improved dv/dt capability
- Gate-Source Voltage ± 50V guaranteed





## Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter		SSM1N45B	Units
V <sub>DSS</sub>	Drain-Source Voltage		450	V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)		0.5	Α
	- Continuous (T <sub>C</sub> = 100°C)		0.32	Α
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	4.0	Α
V <sub>GSS</sub>	Gate-Source Voltage		± 50	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	108	mJ
I <sub>AR</sub>	Avalanche Current	(Note 1)	0.5	Α
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	0.25	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	5.5	V/ns
P <sub>D</sub>	Power Dissipation (T <sub>A</sub> = 25°C)		0.9	W
	Power Dissipation (T <sub>L</sub> = 25°C) - Derate above 25°C		2.5	W
			0.02	W/°C
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Temperature Range		-55 to +150	°C
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

### **Thermal Characteristics**

Symbol	Parameter		Тур	Max	Units
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 6b)		63	°C/W

©2004 Fairchild Semiconductor Corporation Rev. A, May 2004

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	450			V
ΔBV <sub>DSS</sub> / ΔΤ <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C		0.5		V/°C
I <sub>DSS</sub> .	7 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	V <sub>DS</sub> = 450 V, V <sub>GS</sub> = 0 V			10	μА
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 360 V, T <sub>C</sub> = 125°C			100	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 50 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -50 V, V <sub>DS</sub> = 0 V			-100	nA
On Cha	aracteristics					
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2.3	3.0	3.7	V
G3(tii)	Cate Timeshell Tellage	$V_{DS} = V_{GS}, I_{D} = 250 \text{ mA}$	3.5	4.2	4.9	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.25 A		3.4	4.25	Ω
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 0.25 A (Note 4)		0.7		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$		185 29 6.5	240 40 8.5	pF pF
	ing Characteristics			0.5	6.3	рг
t <sub>d(on)</sub>	Turn-On Delay Time			7.5	25	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = 225 \text{ V}, I_D = 0.5 \text{ A},$		21	50	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$R_G = 25 \Omega$		23	55	ns
t <sub>f</sub>	Turn-Off Fall Time	(Note 4,5)		36	80	ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> = 360 V, I <sub>D</sub> = 0.5 A,		6.5	8.5	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = 10 \text{ V}$		0.9		nC
Q <sub>gd</sub>	Gate-Drain Charge	(Note 4,5)		3.2		nC
	Source Diode Characteristics a	nd Maximum Ratings				I
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current				0.5	Α
	Maximum Pulsed Drain-Source Diode F				4.0	Α
SM		1				V
	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 0.5 \text{ A}$			1.4	V
V <sub>SD</sub>	Drain-Source Diode Forward Voltage Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_S = 0.5 \text{ A}$ $V_{GS} = 0 \text{ V}, I_S = 0.5 \text{ A},$		102	1.4	ns

Notes: 
1. Repetitive Rating : Pulse width limited by maximum junction temperature 
2. L = 75mH,  $I_{AS}$  = 1.6A,  $V_{DD}$  = 50V,  $R_{C}$  = 25  $\Omega$ , Starting  $T_{J}$  = 25°C 
3.  $I_{SD}$  ≤ 0.5A, di/dt ≤ 300A/µs,  $V_{DD}$  ≤ BV<sub>DSS</sub>, Starting  $T_{J}$  = 25°C 
4. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤ 2% 
5. Essentially independent of operating temperature 
6. a) Reference point of the  $R_{QJL}$  is the drain lead 
b) When mounted on the minimum pad size recommended (PCB Mount) 
( $R_{QJA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance.  $R_{QCA}$  is determined by the user's board design)

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 6. Gate Charge Characteristics

©2004 Fairchild Semiconductor Corporation Rev. A, May 2004






Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2004 Fairchild Semiconductor Corporation Rev. A, May 2004


#### **Gate Charge Test Circuit & Waveform**




#### **Resistive Switching Test Circuit & Waveforms**





#### **Unclamped Inductive Switching Test Circuit & Waveforms**




#### Peak Diode Recovery dv/dt Test Circuit & Waveforms







Body Diode Reverse Current



# **Package Dimensions** SOT-223 $0.65 \pm 0.20$ 3.00 ±0.10 MAX1.80 $\textbf{1.75} \pm 0.20$ (0.60) $3.50 \pm 0.20$ $7.00 \pm 0.30$ 0.06 +0.04 -0.02 (0.60)2.30 TYP . 0° ~10° 0.70 ±0.10 $0.25^{\,+0.10}_{\,-0.05}$ (0.95)(0.95) $4.60 \pm 0.25$ 1.60 ±0.20 (0.46) $6.50 \pm 0.20$ Dimensions in Millimeters

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST <sup>®</sup>	ISOPLANAR™	Power247™	SuperFET™
ActiveArray™	FASTr™	LittleFET™	PowerSaver™	SuperSOT™-3
Bottomless™	FPS™	MICROCOUPLER™	PowerTrench <sup>®</sup>	SuperSOT™-6
CoolFET™	FRFET™	MicroFET™	QFET <sup>®</sup>	SuperSOT™-8
CROSSVOLT™	GlobalOptoisolator™	MicroPak™	QS™	SyncFET™
DOME™	GTO™	MICROWIRE™	QT Optoelectronics™	TinyLogic <sup>®</sup>
EcoSPARK™	HiSeC™	MSX™	Quiet Series™	TINYOPTO™
E <sup>2</sup> CMOS™	I <sup>2</sup> C™	MSXPro™	RapidConfigure™	TruTranslation™
EnSigna™	i-Lo™	OCX™	RapidConnect™	UHC™
FACT™	ImpliedDisconnect™	OCXPro™	μSerDes™	UltraFET <sup>®</sup>
FACT Quiet Series™	Л	OPTOLOGIC <sup>®</sup>	SILENT SWITCHER®	VCX™
Across the board. Ar	ound the world.™	OPTOPLANAR™	SMART START™	
The Power Franchise®		PACMAN™	SPM™	
Programmable Active Droop™		POP™	Stealth™	

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### **LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2004 Fairchild Semiconductor Corporation Rev. I11