

# FDS3170N7

# 100V N-Channel PowerTrench® MOSFET

## **General Description**


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for "low side" synchronous rectifier operation, providing an extremely low  $R_{\text{DS(ON)}}$  in a small package.


## **Applications**

- · Synchronous rectifier
- DC/DC converter

#### **Features**

- 6.7 A, 100 V.  $R_{DS(ON)} = 26 \text{ m}\Omega$  @  $V_{GS} = 10 \text{ V}$  $R_{DS(ON)} = 28 \text{ m}\Omega$  @  $V_{GS} = 6.0 \text{ V}$
- High performance trench technology for extremely low  $R_{\mathsf{DS}(\mathsf{ON})}$
- High power and current handling capability
- · Fast switching, low gate charge
- FLMP SO-8 package: Enhanced thermal performance in industry-standard package size





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
$V_{DSS}$	Drain-Source Voltage		100	V
V <sub>GSS</sub>	Gate-Source Voltage		± 20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	6.7	А
	– Pulsed		60	
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1a)	3.0	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		–55 to +150	°C

## **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	0.5	°C/W

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
FDS3170N7	FDS3170N7	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	urce Avalanche Ratings (Not	re 2)			•	
W <sub>DSS</sub>	Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 50 \text{ V}$ , $I_D = 6.7 \text{ A}$			360	mJ
I <sub>AR</sub>	Drain-Source Avalanche Current				6.7	Α
Off Char	acteristics		•			•
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	100			V
<u>ΔBV<sub>DSS</sub></u> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C		104		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 80 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μА
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V},  V_{DS} = 0 \text{ V}$			±100	nA
On Chara	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2	2.5	4	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		-6.9		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V}, \qquad I_D = 6.7 \text{ A} $ $V_{GS} = 6.0 \text{ V}, \qquad I_D = 6.4 \text{ A} $ $V_{GS} = 10 \text{ V}, \qquad I_D = 6.7 \text{ A}, T_J = 125 ^{\circ}\text{C}$		21 22 40	26 28 52	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10 \text{ V}, \qquad I_{D} = 6.7 \text{ A}$		37		S
Dvnamic	Characteristics		•			
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 50 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		2714		pF
Coss	Output Capacitance	f = 1.0 MHz		171		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			82		pF
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> = 15 mV, f = 1.0 MHz		1.1		Ω
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = 50 \text{ V}, \qquad I_D = 1 \text{ A},$		14	26	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		10	18	ns
$t_{d(off)}$	Turn-Off Delay Time			49	80	ns
t <sub>f</sub>	Turn–Off Fall Time			24	40	ns
Qq	Total Gate Charge	$V_{DS} = 50 \text{ V}, \qquad I_{D} = 6.7 \text{ A},$		55	77	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 10 V		12		nC
$Q_{gd}$	Gate-Drain Charge			14		nC
Drain-So	ource Diode Characteristics	and Maximum Ratings	•			
I <sub>S</sub>	Maximum Continuous Drain-Sour				2.5	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_S = 2.5 \text{ A}  \text{(Note 2)}$		0.7	1.2	V
+	Reverse Recovery Time	I <sub>E</sub> = 6.7 A.		47		ns
t <sub>RR</sub>	Trovorco Troopy Time	1 1 2 1 1 1				

2. Pulse Test: Pulse Width <  $300\mu$ s, Duty Cycle < 2.0%, For Repetitive Avalanche Tj must be less the 150 °C



40°C/W when mounted on a 1in² pad of 2 oz copper



85°C/W when mounted on a minimum pad of 2 oz  $\,$ copper

Scale 1: 1 on letter size paper

<sup>1.</sup> R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.

## **Dimensional Outline and Pad Layout** -(0.65)(3.68)DRAIN TERMINAL **-**0.75 MIN (0.67)(2.36)DRAIN 2.80 MIN TERMINAL 7.40 0.70 BOTTOM VIEW 1.50 MIN 4 4.90±0.10 1.27 1.40 3.81 <u>†</u>8 В -4.10 MIN-LAND PATTERN RECOMMENDATION 3.90±0.10 $\bigcirc$ SEE DETAIL A 0.51 0.35 (0.34) -1.27 6.00±0.20 NOTES: UNLESS OTHERWISE SPECIFIED 0.1C ALL DIMENSIONS ARE IN MILLIMETERS. STANDARD LEAD FINISH: 0.50 X 45° 20-80 MICROINCHES NICKEL/ 6 MICROINCHES MAX. PALLADIUM AND GOLD FLASH. GAGE PLANE NO JEDEC REGISTERED REFERENCE AS OF MARCH 2, 2000. 0.36 1.60 MAX 0.90 0.50 SEATING PLANE (1.04)DETAIL A SCALE: 24:1

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Characteristics**

1000

100

0.1


0.01

0.1

SINGLE PULSE

 $R_{\theta JA}$  = 85°C/W T<sub>A</sub> = 25°C

ID, DRAIN CURRENT (A) 10






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.

V<sub>DS</sub>, DRAIN-SOURCE VOLTAGE (V)






Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™ .	MSX™	QT Optoelectronics™	TinyLogic <sup>®</sup>
E <sup>2</sup> CMOS <sup>TM</sup>	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I <sup>2</sup> C <sup>TM</sup>	OCX™	RapidConfigure™	UHC™
Across the board.	Around the world.™	OCXPro™	RapidConnect™	UltraFET <sup>®</sup>
The Power Franch	nise™	OPTOLOGIC®	SILENT SWITCHER®	VCX™
Programmable Ac	tive Droop™	OPTOPLANAR™	SMART START™	

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.